

An integer instruction set architecture and implementation

Publication number: TW497074 (B)

Publication date: 2002-08-01

Inventor(s): KRISHNAN SIVARAM [US]; MANDAVILLI SRINIVAS [IN]; KUO LIANG CHENG [TW]

Applicant(s): HITACHI LTD [JP]

Classification:

- international: G06F9/30; G06F9/01; G06F9/302; G06F9/305; G06F9/312; G06F9/315; G06F9/30; G06F5/01; G06F9/302; G06F9/305; G06F9/312; G06F9/315; (IPC1-7): G06F9/302; G06F9/312; G06F9/315

- European: G06F9/01; G06F9/302; G06F9/312; G06F9/315

Application number: TW20000120404 20000930

Priority number(s): US19990410683 19991001

Also published as:

EP1089166 (A2)

EP1089166 (A3)

KR20010050804 (A)

JP2001142695 (A)

Abstract of TW 497074 (B)

The present invention is directed to a processor element, such as a microprocessor or a micro-controller, structured to execute an integer instruction set architecture. In a specific embodiment, the present invention provides a method for loading an arbitrary constant number into a memory location, through a series of immediate integer instructions. In another specific embodiment present invention provides a method for normalizing a number. The method includes, counting a total number of sign bits in the binary number and then determining a result by subtracting one from the total number. The result may be used for normalizing a number by left-shifting the binary number by the result.




FIG. 8

Data supplied from the esp@cenet database --- Worldwide